

# FUSION

(MS-7857M1 Ver:10)

mATX: 9.6 inch \* 8.86 inch

## CPU:

**AMD FM2(Richland uPGA FAMILIES)**

## System Chipset:

**AMD - Bolton D3**

## On Board Chipset:

**CLOCK GEN --FCH internal clock gen**

**LPC Super I/O --F71808A**

**LAN-Realtek 8111E**

**Azalia CODEC - Realtek ALC887/662**

## Main Memory:

**DDR III \* 2 (16 GB)**

## Expansion Slots:

**PCI Express X16 Slot \* 1**


**PCI Express X1 Slot \* 2**

## VRM

**Controller - Intersil 6277 3+2 Phase**

Cover Sheet	1
Block Diagram	2
Power Deliver Chart	3
Clock Distribution	4
PWRGD&RESET Map	5
GPIO/MSIC TABLE	6
VRM Intersil 6277 3+2 PHASE	7
AMD FM2	8 ~ 11
DDR3 DIMM CH-A	12
DDR3 DIMM CH-B	13
DDR REF POWER AND CAPS	14
EMI Reserved	15
AMD Bolton D3	16~20
SWITCH/HDMI CONN.	21
VGA CONN.	22
SATA/PS2/ FAN	23
LAN RTL8111E	24
SUPER I/O F71808AU	25
ACPI UPI & SYS POWER	26
FCH CORE & DDR POWER	27
Azalia CODEC ALC887/662	28
USB 2.0 CONN.	29
USB 3.0 CONN.	30
USB POWER	31
PCIEXPRESS X16 SLOT	32
PCIE X1 SLOTS	33
ATX & Front Panel	34
Auto BOM Manual	35
History	36

# FUSION BLOCK DIAGRAM



# Power Deliver Chart

ATX P/S WITH 1A STBY CURRENT				
5VSB	5V	3.3V	12V	-12V
+/-5%	+/-5%	+/-5%	+/-5%	+/-5%

CPU PW
12V
+/-5%

5V DIMM Linear  
REGULATOR

1.5V VDD SW  
REGULATOR

1.1V VCCP SW  
REGULATOR

VCC3\_SB SW  
REGULATOR

VCC5\_SB FET  
REGULATOR

VCC3\_WAKE Linear  
REGULATOR

SVCC Linear  
REGULATOR

COM Port
-12V
0.1A

X1 PCIE per	
3.3V	3.0A
12V	0.5A
3.3Vaux	0.1A

X16 PCIE per	
3.3V	3.0A
12V	5.5A
3.3VDual	0.3A

USB X6 FR
VDD
5VDual
3.8A

USB X4 RL
VDD
5VDual
2.0A

2XPS/2
5VDual
0.5A

ENTHINET	
3.3V	1.05V
70mA	300mA

VCC3\_WAKE (S0, S1, S3, S5)

2.5V Shunt  
Regulator

VRM SW  
REGULATOR

1.2V VDDR  
REGULATOR

1.2V VDDP  
REGULATOR

0.75V VTT\_DDR  
REGULATOR

VDDA25 (S0, S1)

VCCP (S0, S1) / VCC\_NB (S0, S1)

CPU\_VDDR (S0, S1)

CPU\_VDDP (S0, S1)

VCC\_DDR (S0, S1, S3)

DDRIII DIMM X4	
VDD MEM	7.5 A
VTT_DDR	2 A

NB\_VCC1P1 (S0, S1)

VCC3 (S0, S1)

VCC3\_SB (S0, S1, S3, S5)

1.1V\_SB Linear  
REGULATOR

+1.1VDUAL(S0,S1,S3,S5)

+5V Linear  
REGULATOR

VCC3 (S0, S1)

+5VA (S0, S1)

VCC3\_WAKE (S0, S1, S3, S5)

AMD FM2 CPU	
VDDA	2.5V(1.8~2.7V) 0.5A
VDDCORE	0.8-2V 120A
VDDNBCORE	1.2V 50A
CPU_VDDR	1.2V 5A
CPU_VDDP	1.2V 5A
DDR3 MEM I/F	1.5V 30 A
VCC_DDR	0.8~2.3V

HUDSON 2/3	
VDDPL_11_DAC	7 mA
VDDAN_11_ML	226 mA
VDDCR_11	1120 mA
VDDAN_11_SATA	1337 mA
VDDAN_11_CLK	340 mA
VDDAN_11_PCIE	1088 mA

VDDIO_33_PCIGP 3.3V (S0, S1)	102 mA
VDDPL_33_*_RUN	102 mA

VDDPL_33_*_ALW	25 mA
VDDAN_33_HWM_ALW	12 mA
VDDAN_33_USB_S	470 mA
VDDXL_33_S	5 mA
VDDIO_33_S	59 mA


VDDCR/AN_11_SUSB_S	706 mA
VDDCR/AN_11_USB_S	182 mA
VDDCR_11_S	272 mA
VDDCR_11_SYS_S	70 mA

AUDIO CODEC	
3.3V CORE	0.1A
5V ANALOG	0.1A


SUPER I/O	
+3.3V (S0, S1)	0.01A
+3.3VDUAL (S3)	0.01A




## PWRGD MAP



## RESET MAP



## POWER ON SEQUENCE



		MICRO-START INT'L CO.,LTD.	
Title		MS-7857	
Size	Document Number	PWRGD/RESET MAP	
Custom		Rev 10	
Date:	Monday, December 17, 2012	Sheet	5 of 37

## SIO Fintek 71808A GPIO Config

Pin	GPIO	Power Rail	Function description	Comment
18	GP20	VSBS	IO_PME#	
22	LED_VSB/GP24	VSBS	SUS_LED	reserved
23	LED_VCC/GP25	VSBS	PWR_LED	
42	GP67	VSBS	USB_EN	OD
53	GP00	VSBS	MB_ID0	GPI reserved
54	GP01	VSBS	MB_ID1	GPI reserved
55	GP02	VSBS	MB_ID2	GPI reserved
56	GP03	VCC	USB_MODE1	IO/OD
19	GP21	VSBS	USB_MODE2	IO/OD
49	GP30	VSBS	SIO_VCORE_EN	GPI reserved
50	GP31	VSBS	SIO_VLDT_EN	GPI reserved

## DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1 CH-A	10100000B A0H	MEM_MA_CLK_H1/L1 MEM_MA_CLK_H2/L2
DIMM 2 CH-B	10100001B A2H	MEM_MB_CLK_H1/L1 MEM_MB_CLK_H2/L2

## SMBus TABLE


SOURCE	SINGLE NAME	LINKED DEVICE
APU	DPO_AUXP_C /DPO_AUXN_C	HDMI
	DP1_AUXP_C /DP1_AUXN_C	Hudson D2/3 DP to VGA translator
FCH	SCLK0/SDATA0	DIMMs,
	SCLK1/SDATA1	PCIE SLOTS,
	SCLK3/SDATA3	TP

## FCH HUDSON D3/D2GPIO Config


Pin	pin Name	Function description
AJ3	AD0/GPIO0	
J2	IR_LED#/LLB#/GPIO184	
AD22	SATA_ACT#/GPIO67	
M6	TEMPIN3/TALERT#/GPIO174	FCH_TALERT#:Thermal Alert. The FCH can be programmed to generate an SMI, SCI, or IRQ13 through GPE, or generate an SMI without GPE in response to the signal*s assertion.
V3	SPI_CLK/GPIO162	SPI Clock
V6	SPI_DI/GPIO164	SPI Data In
V5	SPI_DO/GPIO163	SPI Data Output
T6	SPI_CS1#/GPIO165	SPI Chip Select1#
V1	ROM_RST#/SPI_WP#/GPIO161	SPI write protect (active low)
Y6	SPI_HOLD#/GEVENT9#	SPI HOLD#. Assert low to hold the SPI transaction.
T8	USB_OC0#/SPI_TPM_CS#/ TRST#/GEVENT12#	OC#0:USB 3.0 port 3,USB 2.0 port 13
J7	USB_OC1#/TDI/GEVENT13#	OC#1:USB2.0 port 4,5
P5	USB_OC2#/TCK/GEVENT14#	OC#2:USB2.0 port 8,9
P5	USB_OC3#/ AC_PRES/TDO/GEVENT15#	OC#3:USB 3.0 port 0,USB 2.0 port 10
P6	USB_OC4#/IR_RX0/ GEVENT16#	OC#4:USB 3.0 port 1,USB 2.0 port 11
T1	USB_OC5#/IR_TX0/ GEVENT17#	OC#5:USB2.0 port 2,3
R8	USB_OC6#/IR_TX1/ GEVENT6#	OC#6:USB2.0 port 0,1
M7	BLINK/USB_OC7#/ GEVENT18#	OC#7:USB 3.0 port 2,USB 2.0 port12
	GPIO[171::173];GPIO[175::182]; GPIO[193::194]	Configure as one of the following: 10-k次 5% pull-up resistor to +3.3V_S5. 10-k次 5% pull-down resistor.

## RESET TABLE

SOURCE	SINGLE NAME	LINKED DEVICE
FCH	PCIE_RST#	PCIe 16X,LAN
	A_RST#	SIO,LPC debug
	PCIE_RST2#	PCIE_1X
	LDT_RST#	APU
	AZ_RST#	AZALIA CODEC
	DDR3_RST#	NC
	FC_RST#	DEBUG BUS
FRONT PANEL	ROM_RST#	NC
	FP_RST#	FCH


 <b>MICRO-START INT'L CO.,LTD.</b>		
Title <b>MS-7857</b>		
Size	Document Number	Rev
Custom	<b>GPIO/MSIC TABLE</b>	<b>10</b>
Date:	Monday, December 17, 2012	Sheet 6 of 37

### ISL6277 3+2 Phase(A)



# **FM2 PCIE I/F**

mach@CRB PCIE AC Capacitors:75nF to 200nF  
Layout: PLACE CAPS WITH APU < 1 INCH  
ROUTE ALL PCIE AS 85OHM +/-10%




ZIF-SOCKET904-HF-2  
**N12-9040040-L06**

<b>MICRO-START INT'L CO.,LTD.</b>	
Title <b>MS-7857</b>	
Size	Document Number
Custom	<b>FM2 PCIE I/F</b>
Date: Monday, December 17, 2012	Sheet 8 of 37
Rev <b>10</b>	



# FM2 DDR3 I/F



**MSI**  
Link to the Future

**MICRO-START INT'L CO.,LTD.**

Title: **MS-7857**

Size: Custom Document Number: **FM2 DDR3 I/F** Rev: **10**


Date: Monday, December 17, 2012 Sheet: 9 of 37

## FM2 DISPLAY I/F


ROUTE PCIe AS 85OHM +/-10%

PLACE CAPS WITH APPL  $\leq 1$  INCH


Trace length within 10"




## HDT+ Connector



## VID OVERRIDE CIRCUIT







SCAN Conn,



## WARM RESET



## GPU DEBUG

















# DDR REF POWER & CAPS




## De-coupling Caps For DIMMs



 <b>MICRO-START INT'L CO.,LTD.</b>			
Title			
<b>MS-7857</b>			
Size	Document Number		Rev
Custom	<b>DDR REF POWER AND CAPS</b>		<b>10</b>
Date:	Monday, December 17, 2012		Sheet 14 of 37




## EMI Reserved




HUDSON PCIE/PCI/APU/LPC/CLK

If PCI not implemented: Provide test points or other means to allow access for debug purposes use these balls for alternate GPIO/GPO functions or leave unconnected.





# HUDSON ACPI/USB/AZ/GPIO




<b>MICRO-START INT'L CO.,LTD.</b>		
Title <b>MS-7857</b>		
Size	Document Number	Rev
Custom	<b>HUDSON ACPI/USB/AZ/GPIO</b>	<b>10</b>
Date:	Monday, December 17, 2012	Sheet 17 of 37







FCH REQUIRED STRAPS



MACH#All power must be removed after changing S5\_PLUS\_MODE strap value.

	RTCCCLK	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO199
PULL HIGH	S5 PLUS MODE DISABLED DEFAULT	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	Reserved	EC ENABLED	INTERNAL CLOCK GEN ENABLED DEFAULT	LPC ROM
PULL LOW	S5 PLUS MODE ENABLED	FORCE PCIE GEN1	IGNORE DEBUG STRAPS DEFAULT	Required setting for integrated CLOCK MODE DEFAULT	EC DISABLED DEFAULT	INTERNAL CLOCK GEN DISABLED	SPI ROM DEFAULT


FCH DEBUG STRAPS

Provided test point access for lab use.  
FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	RESERVED	Normal REFCLK Termination DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL DOWN	BYPASS PCI PLL	RESERVED	Inverted REFCLK Termination	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


FCH PCIE EEPROM STRAPS



FCH ICE DEBUG /JTAG TEST PINS



FCH XOR CHAIN TEST




MICRO-START INT'L CO.,LTD.

MSI Link to the Future			
Title MS-7857			
Size Custom	Document Number HUDSON STRAPS		Rev 10
Date: Monday, December 17, 2012	Sheet 21	of 37	




# VGA CONNECTOR


R932-R934 CLOSE TO CRT CONNECTOR, THE TRACE IMPEDANCE BETWEEN NB AND 150OHM  
RESISTOR SHOULD BE 370HM $\pm$ 15%, THE  
TRACE IMPEDANCE BETWEEN THE 2 150OHM  
RESISTOR SHOULD BE 50 OHM  $\pm$ 15%,  
THE IMPEDANCE BETWEEN THE 2ND RESISTOR  
TO THE CONNECTOR SHOULD BE 750HM $\pm$ 15%



Layout: PLACE L 90 DEGREE  
FROM EACH OTHER





PLACE ESD PROTECTION DIODES  
1. CLOSE TO CONNECTOR PINS  
2. DIRECTLY ON SIGNAL TRACES  
3. +5V & GND TRACE TO DIODE SHOULD BE  
LESS THAN 100MILS AND 20MILS WIDE  
4. THE ESD DIODE SHOULD BE THE FIRST DEVICE  
FROM CONNECTOR






D0G-0200529-A68

D0G-0200529-A68



N51-15F0801-K06



D08-0100210-R02

MICRO-START INT'L CO.,LTD.			
Title MS-7857			
Size	Document Number	Rev	
Custom	VGA CONN.	10	
Date:	Monday, December 17, 2012	Sheet	23 of 37

Multiple eSATA function


Layout: For Gen 3.0, trace length within 2.5''



## PWM FAN CONTROL




## PS2 KEYBOARD & MOUSE CONNECTOR






RTL8105E 10/100M LAN RTL8111E Giga LAN




Remove pull-up R if R existence on motherboard (or SB has internal pull-up R).




## Reserve ESD Protect

### NEAR CONNECTOR



## LAN Connector





## 8105E POWER Consumption

	3.3V	mW
10 M Idle/TxRx	14/75	46/248
100 M Idle/TxRx	43/66	142/218
S0 ALDPS	3.2	11


## 8111E POWER Consumption






	3.3V	mW
10 M Idle/TxRx	12/66	40/218
100 M Idle/TxRx	31/44	102/145
Giga Idle/TxRx	135/163	452/538
ALDPS	4	13



R14, R15, R17請依據所使用的LAN connector上的LED亮度去調整阻值

only support LED0+LED1/LED1+LED3 dual color LE  
combinations when using EEPROM



Giga-Lan		10/100-Lan	
<b>N58-22F0731-F02</b> <b>N58-22F0731-S42</b> <b>N58-22F0731-I60</b>		<b>N58-22F0061-S4</b> <b>N58-22F0061-F0</b>	
Link	Yellow	Link	Yellow
Active	Blinking	Active	Blinking
1000	Orange	100	Green
100	Green	10	None
10	None		
19		19	
20	Yellow	20	Yellow
 <div> <div>Orange</div> <div>   </div> </div>		 <div> <div></div> <div>  </div> </div>	
21		21	
22	Green	22	Green



**MICRO-START INT'L CO., LTD.**

Title				
MS-7857				
Size	Document Number			Rev
Custom	LAN - RTL8111E			10
Date:	Monday, December 17, 2012		Sheet	25 of 37

## LPC SUPER I/O F71808A



**B02-7180834-F34**




The best voltage input level is about 1V.





### POWER-ON TRIP

## Temperature Sensing

### Diode / Resistor SENSING CIRCUIT




## LPC Debug Port




**MICRO-START INTL CO.,LTD.**

Title			
<b>MS-7857</b>			
Size	Document Number	Rev	
Custom	<b>SUPER I/O 71808A</b>	<b>10</b>	
Date:	Monday, December 17, 2012	Sheet	26 of 37


## 5VDIMM FOR DDR




## For special PSU sequence



## VCC0 8REF




## DUAL POWER CONTROL



## 1.1VDUAL POWER


1.1V@1.23A

measurement:700mA



## 3VDUAL POWER


S0,S1,S3,S5,DEEP\_S5 mach@Stuff when turn off VCC3\_WAKE on S5 state



## CPU VDDA\_25 POWER


2.5V@0.75 A

Layout:Route 50 mils AND 500 mils LONG  
(USE 2x25 mil TRACES TO EXIT BALL FIELD)





MICRO-START INT'L CO.,LTD.			
Title MS-7857			
Size	Document Number	Rev	
Custom	ACPI UPI & SYS POWER	10	
Date:	Monday, December 17, 2012	Sheet	27 of 37







# REAR PANEL USB CONNECTOR



## FRONT USB PIN HEADER





## BOM Option



## NEAR USB CONNECTOR



USB 2.0 trace length  
REAR side within 18'';  
FRONT side within 6''



## Option BOM



**Figure 10: Schematic diagram of the N53-09M011-H06 connector.**

The diagram illustrates the internal wiring of the N53-09M011-H06 connector, showing the connections for various signals and components.

**Top Section (L38, L39, L37, L36, L35, L34):**

- L38, L39, L37, L36, L35:** These components are connected to the USB signals (USB\_SS, USB\_DP, USB\_DM, USB\_DP+, USB\_DM+) and the L38, L39, L37, L36, L35, and L34 components.
- L34:** This component is connected to the USB signals (USB\_SS, USB\_DP, USB\_DM, USB\_DP+, USB\_DM+) and the L34 component.

**Bottom Section (L38, L39, L37, L36, L35, L34):**

- L38, L39, L37, L36, L35, L34:** These components are connected to the USB signals (USB\_SS, USB\_DP, USB\_DM, USB\_DP+, USB\_DM+) and the L38, L39, L37, L36, L35, and L34 components.

The diagram is labeled with "N53-09M011-H06" at the bottom.

Figure 10: USB connector pin assignments for various USB connector types. The figure contains five sub-diagrams:

- USB Type-A to USB Type-B (labeled D0C-03A0500-N52):** Shows the internal wiring of a USB Type-A connector to a USB Type-B connector. The USB Type-A connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L). The USB Type-B connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L).
- USB Type-A to USB Type-C (labeled D0C-03A0500-N52):** Shows the internal wiring of a USB Type-A connector to a USB Type-C connector. The USB Type-A connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L). The USB Type-C connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L).
- USB Type-A to USB Type-D (labeled D0C-03A0500-N52):** Shows the internal wiring of a USB Type-A connector to a USB Type-D connector. The USB Type-A connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L). The USB Type-D connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L).
- USB Type-A to USB Type-E (labeled D0C-0200529-A68):** Shows the internal wiring of a USB Type-A connector to a USB Type-E connector. The USB Type-A connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L). The USB Type-E connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L).
- USB Type-A to USB Type-F (labeled N53-18M0021-F02):** Shows the internal wiring of a USB Type-A connector to a USB Type-F connector. The USB Type-A connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L). The USB Type-F connector has pins 1 (USB\_SS\_TXIN\_R), 2 (USB\_SS\_TXIN\_L), 3 (USB\_SS\_TXIN\_R), 4 (USB\_SS\_TXIN\_L), 5 (USB\_SS\_TXIN\_R), 6 (USB\_SS\_TXIN\_L), 7 (USB\_SS\_TXIN\_R), 8 (USB\_SS\_TXIN\_L), 9 (USB\_SS\_TXIN\_R), 10 (USB\_SS\_TXIN\_L).












## PCI EXPRESS X1 Slot-2




## PCI EXPRESS X1 Slot-3





## HEAT SINK



BIOS\_LABEL  
PCB

AMI BIOS

Label

HDMI Logo

HDMI Royalty

Y01-RHDMI03-000

Label1

HDMI Logo

HDMI Sticker

G51-M1SPX33-Q13

## Pangkor

U902

HUDSON  
D2

X\_AMD-218-0755064-A13-RH

U909

ALC662

X\_ALC662-VC1-GR-C1-RH

U912

75R

X\_75R0402

U913

0R

X\_0R0402

## L10

BARCODE1

PCB

外部條碼

GD1-BC00038-F32

BARCODE2

PCB

實標貼紙

GD1-BC00201-F32

Hudson-D3

AMD-218-0755111-A14-RH-3

B01-21807S5-A08

LAN

Symbol ValueMSIP/N

RTL8111E-VB-GR-RHB06-081110C-R09金製程

RTL8111E-VL-CG-RHB06-081112C-R09銅製程

CODEC

ALC887-VD-GR-RHB05-LC88704-R09金製程

ALC887-VD2-CG-HFB05-LC88714-R09銅製程

ALC892-GR-RHB05-LC89204-R09金製程

ALC892-CG-RHB05-LC89214-R09 銅製程

ALC662-VC1-GR-C1-RHB09-LC66234-R09金製程


ALC662-CG-RHB05-LC66204-R09銅製程

## MANUAL PART



AVL:  
D06-0100161-F52  
D06-0100101-K26

## CPU RM



E95-0000003-H06

Rubber1







PCB

rubber1/2


Rubber2

PCB


rubber1/2



## Optics Orientation Holes



## Simulation



<b>MICRO-START INT'L CO.,LTD.</b>			
Title <b>MS-7857</b>			
Size	Document Number	Rev	
Custom	<b>Auto BOM manual</b>	<b>10</b>	
Date:	Monday, December 17, 2012	Sheet	36 of 37